



BRAC UNIVERSITY
Department of Computer Science Engineering
Mid-Term Examination, Spring 2025
CSE 350: Digital Electronics and Pulse Techniques



Total Marks: **50 (10+20+20)**
Time: **75 Minutes**

- Total no. of questions are **four (4)**. **Question 2** is *compulsory*.
Answer **any two** from **Question 1, 3, 4**.
- Figure in bracket [] next to each question indicates marks for that question.
- Unless otherwise stated, use $V_{\gamma}(\text{diode}) = 0.6 \text{ V}$, $V_D(\text{conducting voltage of diode}) = 0.7 \text{ V}$, $V_{\gamma}(\text{transistor}) = 0.5 \text{ V}$, $V_{BE}(\text{forward active}) = 0.7 \text{ V}$, $V_{BE}(\text{saturation}) = 0.8 \text{ V}$, $V_{CE}(\text{saturation}) = 0.2 \text{ V}$, $\beta_F = 30$, $V_{BC}(\text{reverse active}) = 0.7 \text{ V}$ for all the questions.

Name:	ID:	Section:
-------	-----	----------

Question 1

[20]

For the given circuit in Figure 1, assume $V_{OL} = 0.2 \text{ V}$, $V_{OH} = 4.5 \text{ V}$, $\beta_F = 30$, $V_{CE}(\text{saturation}) = 0.2 \text{ V}$, $V_{BE}(\text{saturation}) = 0.8 \text{ V}$, $V_{\gamma}(\text{transistor}) = 0.5 \text{ V}$

Driver and Loads are identical where $R_{in} = 5 \text{ k}\Omega$, $R_B = 100 \text{ k}\Omega$, and $R_C = 2 \text{ k}\Omega$, $V_{cc} = 5 \text{ V}$, $V_R = -5 \text{ V}$




Figure 1

CO2	(a)	Calculate the power dissipation in the driver circuit, assuming 48 load gates are connected, when $V_{in} = \text{High}$.	[10]
CO2	(b)	Calculate the noise margin of the driver circuit.	[10]

Question 2

[10]

CO1	(a)	Implement the logic function $Y = \overline{A} + \overline{B} \cdot \overline{C}$, using any combination of the logic families you know. Draw the complete circuit. Then, mention the operating mode of your diodes/transistors when the output is low. <i>[You may simplify the function if possible Mentioning the values of circuit components is not necessary]</i>	[10]
-----	-----	---	------

Question 3

[20]

For the given circuit in Figure 2, assume $\beta_F = 30$, $V_{CE}(\text{saturation}) = 0.1 \text{ V}$, $V_{BE}(\text{saturation}) = 0.8 \text{ V}$. Assume **Logical High** is 10 V and **Logical Low** is 0.1 V .




Figure 2

CO2	(a)	Calculate i_1, i_2, i_{B1}, i_{C1} and i_D, for A=Low, B=High, C=High in the driver circuit, when load gates are not connected. Then also find out the power dissipation (of the driver) for this case only.	[6]
CO2	(b)	Repeat Question-(a) for all input being logical high. Prove that Q1 transistor is in Saturation mode.	[6+1]
CO2	(c)	Given that the loads are now connected to the driver, determine the maximum fanout.	[7]

Question 4

[20]

For the given TTL circuit in Figure 3, $\beta_R = 0.2$, $V_{BE(sat)} = 0.8V$, $V_{CE(sat)} = 0.2V$, and $V_{BC(reverse\ active)} = 0.7V$. Assume **Logical High** is $6V$ and **Logical Low** is $0.2V$.




Figure 3

CO1	(a)	If $I_{E3} = 4.74\text{ mA}$ when both inputs are high, calculate the value of R .	[10]
-----	-----	--	------

For the circuit in Figure 4, assume **Logical High** is $5V$ and **Logical Low** is $0V$.




Figure 4

CO1	(b)	Determine the logic function this circuit is implementing.	[2]
CO1	(c)	Calculate the output voltage and power dissipation of the entire circuit when A=Low, B=High, C=Low.	[8]